A modular dc-dc converter (MDCC) has been proposed for high-step-ratio interconnection in dc grid applications. To further optimize the performance of the MDCC, this article presents a trapezoidal current modulation with bidirectional power flow ability. By giving all the submodule (SM) capacitors an equal duty to withstand the stack dc voltage, their voltages are balanced without additional feedback control. Moreover, based on soft-switching performance and circulating current analysis, three-level and two-level operation modes featured with high efficiency conversion and large power transmission, respectively, are introduced. The control schemes of both modes are designed to minimize the conduction losses. Besides, the SM capacitor voltage ripples with different switching patterns are compared, and the option for ripple minimization is presented. A full-scale case study is provided to introduce the design process and device selection of the MDCC. The experimental tests based on a downscaled prototype are finally presented to validate the theoretical analysis.
T HE fast development of high-voltage direct current transmission and the promising prospect of low-voltage direct current (LVdc) distribution provide an important impetus to consider dc schemes in medium-voltage level [1] [2] [3] . A medium-voltage direct current (MVdc) system may potentially become an advantageous option when it comes to the largescale integration of offshore wind farms and large-scale power distribution in a metropolitan city [4] , [5] . Compared with a medium-voltage alternating current (MVac) system, the MVdc system could be more efficient owing to the elimination of extra ac-dc or dc-ac conversion stages [6] [7] [8] . Moreover, it can avoid the bulky transformer, which exists in the ac system, and the compact design would considerably reduce the platform or land cost in an offshore area and a metropolitan city. Because of these benefits and advantages, MVdc systems are expected to become a very important complement of the traditional MVac scheme in future medium-voltage structures.
In MVdc systems, medium-voltage dc-dc converters or dc transformers are the key equipment, and various solutions have been proposed in the recent decade. To meet the high-stepratio interface requirement between MVdc and LVdc systems, a modular dual-active-bridge (DAB) converter and a modular multilevel converter (MMC) are two major schemes. A modular DAB with an input-series output-parallel (ISOP) configuration could inherit all the operational advantages in a single DAB, such as bidirectional power flow ability, soft switching ON, and high power density [9] [10] [11] [12] [13] [14] [15] . Nevertheless, the insulation requirements of the transformers used in the ISOP DAB are challenging in medium-voltage applications, especially under high-frequency operation. Besides, the failure of the ISOP DAB could be caused by the breakdown of any single transformer. All these drawbacks undermine the reliability of the entire converter.
With a front-to-front (F2F) symmetrical arrangement, the concept of MMC could solve the problems of the ISOP DAB. By introducing a lumped transformer, the insulation requirements are moderated, and the system reliability is increased [16] [17] [18] [19] [20] [21] . However, compared with the ISOP DAB, the cost of the F2F MMC is higher because of its bigger volume and lower device utilization [22] . To decrease the system volume and increase the device utilization, the topology of a modular dc-dc converter (MDCC) has been developed in [23] and [24] , which not only combines the main advantages from both the DAB and the MMC, but also avoids the major disadvantages from these two. The typical topologies of the MDCC can be divided into monopolar [25] and bipolar [23] as well as one-phase [24] and double-phase [26] . Considering the step ratio of the bipolar and monopolar schemes, the bipolar structure is more suitable for the high-step-ratio dc interconnection. In the meantime, noting that the one-phase configuration is enough to satisfy the power requirement in MVdc application, it would be a more cost-effective choice than the double-phase counterparts, since it could save a plenty cost of devices as well as the isolation distance from phase to phase. Because of these considerations, the bipolar one-phase topology (see Fig. 1 ) has been regarded as a proper choice to serve as the high-step-ratio interface for MVdc network interconnection [23] , [24] , [27] [28] [29] .
Submodule (SM) stack modulation is always one of the most important aspects for MDCC operation, and various modulation schemes have been developed recently to optimize the performance in different perspectives. Sinusoid modulation proposed in [30] and [31] is a mature approach to realize the highefficiency and high-reliability dc-dc conversion, but it needs a relatively large SM capacitance in the operation, which increases the system volume and overall cost. Square-wave or near-squarewave modulation could reduce the SM capacitance in the system, but a large dv/dt is produced on the transformer, which renders the transformer design difficult [23] , [32] . To mitigate the dv/dt of transformers, triangle and trapezoidal modulation are the tradeoff design between sinusoidal and square-wave modulation, which could address the dv/dt challenges and also avoid the large SM capacitance [33] [34] [35] [36] [37] [38] . Nevertheless, a complicated voltage-balancing control algorithm is needed for both triangle and trapezoidal modulation. A predefined switching pattern and the DAB-like modulation have been proposed in [39] , in which bidirectional power flow and SM capacitor voltage balancing have been achieved. However, the scheme can only achieve voltage balancing in some specific cases.
This article proposes a trapezoidal current modulation for the MDCC. Compared with the modulation methods mentioned earlier, inherent balancing and bidirectional power flow are achieved in this article. The detailed reason of inherent balancing is explained, and a general switching pattern is proposed to guarantee voltage balancing under all circumstances. Among different operation patterns, two modes are chosen to increase the efficiency. Soft switching and zero circulating power are achieved in the first mode, while the transmitted power can be larger in the second mode. The control schemes for both operation modes are presented to reduce the conduction losses. Moreover, the voltage ripples of SM capacitors are reduced by an optimized modulation of stacks. The design process is demonstrated via a case study, and the experimental tests on a downscaled prototype are presented to validate the theoretical analysis.
II. IMPROVED SWITCHING PATTERN FOR SM CAPACITOR VOLTAGE BALANCING
An inherently balanced 7/5 modulation has been proposed in [39] , in which a predefined switching pattern is used for SM stacks. In the prior 7/5 modulation, seven SMs are involved in a stack, and square-wave stack voltages are produced. Taking Stack 1 as an example, the detailed switching pattern is illustrated in Table I . In this case, seven SM capacitors and five SM capacitors are inserted into the circuit alternately. The reason why the 7/5 modulation can achieve automatic balancing is explained as follows.
Assuming that all the SM capacitors are large enough and their voltage ripples can be neglected, based on Kirchhoff's voltage law, a set of equations can be acquired as
It can be noticed that the voltages of L s1 and L s2 are not involved in (1) because they are negligible compared with SM capacitor voltages. The rank of A 7/5 is 7, so the coefficient matrix of (1) is full rank, and its solution is unique. This means the prior 7/5 modulation can realize balancing without extra control. However, when applying the previous scheme in 4/2 modulation, inherent balancing may not be guaranteed. In this mode, four SM capacitors and two SM capacitors are inserted into the circuit alternately, and the corresponding switching pattern is illustrated in Table II . Similarly, the equations can be deduced as
with
The rank of A 4/2 is 3, so the coefficient matrix in (2) is not full rank, and its solution is not unique either. This means that the original 4/2 modulation cannot achieve automatic balancing. It is worth noting that a general automatically balanced modulation method should achieve balancing under all circumstances. To solve the problem of the prior 4/2 modulation, this article proposes a switching pattern using all the combinations of SM capacitors equally. Taking 4/2 modulation as an example, the improved switching pattern is shown in Table III . Four additional stages are added in this pattern, and the corresponding equations about SM capacitor voltages can be obtained as
In this improved switching pattern, the rank of B 4/2 is 4, so it is column full rank, and the solution of (3) is unique. This means that inherent balancing can be achieved with the proposed modulation method.
The detailed waveforms of gate signals are illustrated in Fig. 2(a) . It can be found that one switching cycle T s contains six operation cycles, termed as T . It is worth noting that all the analysis above is based on an assumption that the voltage ripples of SM capacitors can be neglected. Actually, the gate signals of SM 11 -SM 24 , termed as S 11 -S 24 , are different within one T s . This means that the transient voltages of SM capacitors are not exactly equal, and the inherent balancing mentioned earlier only refers to the balancing of SM capacitor average voltages, which can be written as
The extent of transient imbalance is dependent on the voltage ripples of SM capacitors, which will be introduced in Section IV. From Table III , it can be discovered that all the combinations of two capacitors are involved in the proposed switching pattern to achieve v st1 = 2V C and v st2 = 2V C . This scheme can be extended to a general method. When there are N SMs in a stack and the stack voltage is MV C , all N M combinations of the SM capacitor should be used equally to achieve inherent balancing. In addition, in order to reduce the stress of dv/dt applied on the transformer primary windings, three-level modulation or multilevel modulation can be used. Taking three-level modulation as another example, the detailed gate signal waveforms are illustrated in Fig. 2(b) . 24 stages are involved in one switching cycle T s , among which the equivalent circuits of 12 stages are the same as that in Fig. 2(a) , meaning that the equations of these 12 stages are the same as that in (3). Therefore, inherent-balancing ability is also guaranteed for three-level modulation.
III. TRAPEZOIDAL CURRENT OPERATION
Combining the benefits of the proposed balancing method and the DAB scheme, this article proposes a trapezoidal current modulation, which can achieve inherent balancing and bidirectional power flow in MMC-based high-step-ratio dc-dc converters.
A. Basic Operation Principles
The total step ratio is the product of three factors, i.e., V M /V L = γ s γ L γ T (the step ratio of stacks γ s , the inductor ratio γ L , and the transformer turns ratio γ T ) with
and
where |v 1 | max and |v 2 | max are the maximum amplitudes of v 1 and v 2 , respectively. If the maximum and minimum number of connected SM capacitor in a stack are defined as X and Y , respectively, according to previous analysis, the voltage of the SM capacitor can be calculated as
Assuming that the voltage ripples of C 1 and C 2 can be negligible, v 1 is complementary to the ac components of v st1 because of Kirchhoff's voltage law. Therefore, the peak-to-peak value of v 1 is the same as that of v st1 . As the dc offset of v 1 is zero, its maximum amplitude can be obtained as
Therefore, the step ratio of stacks is obtained as
Obviously, γ s cannot be smaller than 2. For efficiency consideration, γ L and γ T cannot be smaller than 1, because it is less effective to step down the medium voltage with γ L < 1 (a step-up stage). From (10), it can be noticed that γ s is dependent on X and Y . For safe operation, usually one redundant SM can be used to replace the failed one. Therefore, it is better to set X to N or N − 1 to fully utilize SMs. To make it clear, all the possible step ratios based on N = 4 are presented in Table IV , in which six step ratios can be generated. In practical applications, the number of SMs is much larger than four, so multiple step ratios can be generated to meet different requirements.
The current of inductor L is controlled by v 1 and v 2 , and six typical operation modes with a trapezoidal inductor current are shown in Fig. 3 , in which D 1 and D 2 are the duty ratios of v 1 and v 2 , respectively, compared with one operation cycle T , and d is the phase delay ratio from v 1 to v 2 . When Owing to the symmetry between them, only forward power flow is analyzed in detail in the following sections. Among Fig. 3 (a)-(e), the competitively advantageous modes will be selected.
In order to achieve zero-current switching (ZCS), it is desirable for a switch to be turned ON or OFF with a zero current. In Fig. 3 (a)-(c), the inductor current is zero at the switching instant of t 1 , t 4 , t 5 , and t 8 , while in Fig. 3(d) and (e), the currents at t 1 -t 8 are not zero. Therefore, the modes in Fig. 3 (a)-(c) achieve ZCS, while the modes in Fig. 3(d) and (e) fail to do so.
Additionally, as can be seen in Fig. 3(d) and (e), the transient power in blue zones is negative, yielding circulating power and reducing the overall efficiency. In contrast, circulating powers are zero in Fig. 3 (a)-(c).
In order to figure out the exact requirements of operating in ZCS and noncirculating-power mode, the inductor currents at t 1 -t 4 are calculated in Table V . When
the currents at t 1 and t 4 are zero, and the currents of t 5 and t 8 are also zero because of symmetry. According to the two requirements in (11) , two operation modes, named soft-switching noncirculating-power mode and hard-switching circulatingpower mode, are separated and analyzed independently in the following two subsections.
B. Soft-Switching and Noncirculating-Power Mode
From the previous analysis, the operation modes of Fig. 3(a) -(c) belong to this case. To figure out a competitively advantageous mode, the influence of γ L and γ L D 1 + d, which are the differences among these three modes, should be studied. As a general rule, the cost of an insulated-gate bipolar transistor (IGBT) is partly dependent on its current stress. The peak current of IGBTs on the medium-voltage side is the same as the peak value of i st1 and i st2 , which are calculated as
respectively, and the peak current of switches can be deduced as
in which f = 1/T . As γ L ≥ 1, the peak current is minimized when γ L = 1.
Among various sorts of power losses in high-step-ratio dc-dc converters, conduction losses normally reign supreme in that the operation frequency is competitively low. For an IGBT, its collector-emitter voltage is approximately constant when turned ON. Provided that the voltage drops of IGBTs and its antiparalleled diodes are identical, the conduction losses are proportional to the absolute average value of the inductor current, which can be calculated as
When γ L = 1, |i L | T can be minimized, thereby diminishing conduction losses. Considering current stress and conduction losses, the operation modes in Fig. 3(b) and (c) are more desirable than the one in Fig. 3(a) . In order to simplify the analysis, γ L is selected as one in the following analysis.
The aim of control is to minimize conduction losses under the same transmitted power, which is calculated as
Assuming that the base power and the base current are defined as
respectively, the per-unit value of P and |i L | T are obtained as
respectively. From (19) and (20) , the relationship between P * and |i L | * T is deduced as |i L | * T = P * + 8d 2 .
It can be discovered that minimizing d can minimize |i L | * T , thereby minimizing the conduction losses. Moreover, from (14), we can also find that with the smallest d, the current stress can also be minimized. From (19) , the relationship between D 1 and d is acquired as The derivative of d with respect to D 1 is negative, i.e.,
Thus, when D 1 becomes larger, d is smaller. In this operation mode, due to the limitation of D 1 + d ≤ 0.5, when D 1 = 0.5 − d, d can be minimized. This means that the operation mode of Fig. 3(c) is more suitable than that of Fig. 3(b) . Therefore, it is beneficial to use the mode of Fig. 3 (c) to achieve soft-switching and noncirculating-power operation. Substituting D 1 = 0.5 − d into (19) , d can be calculated as
Under this control scheme, only d is the parameter we should control.
C. Hard-Switching and Circulating-Power Mode
In this case, two typical operation modes are shown in Fig. 3(d) and (f). In this mode, it is inevitable to introduce some circulating power, thereby leading to a relatively low efficiency. However, the transmitted power in this mode can be larger than the previous one. In the first mode, according to (19) , the maximum per-unit power is 2/3 when D 1 = 1/3 and d = 1/6.
In the second mode, the power can be calculated as
Normalizing P with the base value in (17) , the per-unit power can be obtained as
From (26), the maximum per-unit power is 1 when D 1 = 1/2 and d = 1/4. In order to make it clear, a three-dimensional plot of transmitted power with respect of D 1 and d is illustrated in Fig. 4 . Despite low efficiency, the second mode is still valuable because it can provide some power margin in the case of a heavy load.
In this operation mode, the introduction of circulating power will increase conduction losses, switching losses, and transformer losses. To simplify the analysis, only conduction losses are considered here. Similar to the previous operation mode, the absolute average inductor current and its per-unit value based on the base value in (18) can be calculated as
respectively. The relationship between P * and |i L | * T is acquired as
the same as that in (22) . Similarly, d also needs to be minimized in the second mode. From (25) , the relationship between d and D 1 is deduced as
in which the derivative of d with respect to D 1 is negative, i.e.,
In order to minimize d, D 1 should be as large as possible, meaning that the two-level voltage operation mode is more suitable for the second mode. Thus, the operation mode in Fig. 3(e) is advantageous compared with the mode in Fig. 3(d) . Substituting D 1 = 0.5 into (30), d is obtained as
D. Control Scheme
According to the previous analysis, it is better to use the operation modes in Fig. 3(c) and (e). Both operation modes have their own advantages. For the mode of Fig. 3(c) , soft switching is achieved, and the circulating power is zero, meaning that the efficiency is higher in this operation mode. In the mode of Fig. 3(e) , the transferred power can be larger, but the efficiency is a little bit lower. Based on the equations deduced before, the relationship among P * , |i L | * T , D 1 , and d is shown in The control scheme is a combination of feedback and feedforward control (see Fig. 6 ), including four input signals and four output signals. When a severe fluctuation happens on the dc grid, γ s should be adjusted first to set γ L close to 1. When entering into normal operation, the operation mode is chosen according to the power reference. In the first operation mode, the range of per-unit power P * is from 0 to 2/3, while the range in the second mode is from 0 to 1. Therefore, P * = 2/3 is used as a threshold to choose the operation mode. d 0 is the theoretical value of d, which is calculated by (24) and (32) . The actual power is calculated from the voltage and current feedbacks. The fine-tuning of d, termed as Δd, is calculated via a proportional-integral (PI) controller by the difference between actual power and power reference. The final d is calculated as d = d 0 + Δd. According to the previous analysis, D 1 and D 2 are calculated as
respectively.
IV. CAPACITOR VOLTAGE RIPPLE REDUCTION
In Section II, complete automatic balancing of SM capacitor average voltage has been realized. Actually, the transient voltages of SM capacitors are not exactly the same, and the degree of transient imbalance is dependent on the maximum ripple, which will be introduced in this section. Taking the improved 4/2 modulation as an example, six operation cycles are involved in one switching cycle. The sequence of those six operation cycles does not affect the inherent-balancing ability, but it will affect the maximum voltage ripple of the SM capacitor. If an SM capacitor is charged and discharged alternately, its voltage ripple is small. In contrast, large voltage ripples are yielded by consecutive charging or discharging periods. In order to make it clear, two different switching patterns, producing the same v 1 , are compared in Fig. 7(a) and (b) .
In the first half cycle, v st1 = 4V C , yielding a negative v 1 . For forward power flow, the average value of i L is negative when v 1 < 0 [see Fig. 3(d) ]. If equal division of i L is achieved, the average value of i s1 in this period is deduced as
From the analysis before, γ s ≥ 2. Therefore, i s1 T 1 is negative, and all the SM capacitors in Stack 1 are discharged in the first half cycle. In contrast, in the second half cycle, v st1 = 2V C , producing a positive v 1 . From Fig. 3(d) , the average value of i L is positive when v 1 > 0. The average value of i s1 in this period is deduced as
Thus, in the second half cycle, those two connected SM capacitors are charged, but the voltages of the other two bypassed SM capacitors remain unchanged. When the next operation cycle begins, those two bypassed SM capacitors are discharged again. As a result, their voltage ripples become large. Based on the same specification (V M = 12 kV, V L = 1 kV, and P max = 45 kW), the simulation waveforms of V C 11 and gate signal S 11 with those two modulations in Fig. 7(a) and (b) are illustrated in Fig. 7(c) and (d) , respectively. The charging and discharging periods of C 11 are represented by the direction of a set of arrows. Additionally, the periods when C 11 is bypassed are represented by horizontal lines. For the first modulation method, C 11 undergoes four consecutive discharging periods. In contrast, for the second modulation method, only three consecutive discharging periods exist. The simulation result of the maximum voltage ripple yielded by the second modulation is 79% of that produced by the first modulation. It can be found that when a negative pulse appears in a gate signal, two consecutive discharging periods are yielded. Therefore, in order to minimize the voltage ripple of SM capacitors, it is preferable to minimize the number of consecutive negative pulses in gate signals. In optimized modulation, this minimum number is X − Y .
V. DESIGN EXAMPLE
In this section, with the ratings shown in Table VI , a case study is provided to explain the design process. The first step is dividing the total step ratio into two parts (γ s and γ T ). It is better to set γ L near to 1. Various allocations exist, and an example of γ s = 6 and γ T = 2.5 is used here. The allocation in practical applications is a tradeoff between the efficiencies of stacks and transformer. The number of SM is dependent on the voltage stress of IGBTs. If ABB 5SNG 0150P450300 (V CE = 4500 V and I c = 150 A) is used in SMs, N = 4. In this case study, the modulation method is the same as that shown in Fig. 2(a) and (b).
The selection of inductor L is related to the maximum transmitted power. Substituting D 1 = 0.5 and d = 0.25 into (25), L is calculated as 3.75 mH. The selection of the SM capacitor is dependent on the maximum tolerance of voltage ripple. The values of series inductors are related to the current-sharing performance between two stacks. Assuming L s1 = L s2 , the simulation waveforms of i s1 , i s2 , and v 1 are illustrated in Fig. 8 with different values of L s1 . When series inductors are too small, equal division of i L cannot be guaranteed [see Fig. 8(a) ]. In contrast, large series inductors will produce too much voltage drops. If L s1 /L ≥ 10%, obvious voltage steps are produced on the waveform of v 1 at t 1 and t 2 due to the change of di L /dt [see Fig. 8(c) ]. Under this condition, the peak current of the transformer is larger than before. A good tradeoff is achieved when L s1 and L s2 are 1-5% of L. In this case study, L s1 = L s2 = 112.5 μH.
Based on different transmitted powers, the relationship between the simulation efficiency and the phase shift is shown in Fig. 9 . It can be noticed that under the same transmitted power, the efficiency is higher with smaller d. Moreover, the highest efficiency of 0.3 ≤ P * ≤ 2/3 is higher than that of P * > 2/3 due to less switching losses and circulating power. When P * < 0.3, owing to poor device utilization, the efficiency is lower than that of 0.3 ≤ P * ≤ 2/3.
VI. EXPERIMENTAL RESULTS
The theoretical analysis is validated by the experimental results based on a downscaled prototype, in which four SMs are deployed in one stack. Therefore, 20 IGBTs in total are involved in this prototype, which are controlled by a digital signal processor and a field-programmable gate array. The detailed parameters of this prototype are listed in Table VII . For forward power flow, the experimental waveforms of P * = 2/3 are illustrated in Fig. 10 . According to the equations deduced before, in this case, D 1 = D 2 = 1/3 and d = 1/6. The voltage and current waveforms of inductor L are shown in Fig. 10(a) . In the dead zones of SMs and active bridge, resonance happens between the inductor L and the parasitic capacitors of IGBTs. Thus, the peak voltage exists at the switching instants. The current-sharing performance between two stacks is shown in Fig. 10(b) . The inductor current i L is divided between two stacks approximately equally. A phase shift of π is produced between i s1 and i s2 because of the complementary operation of two stacks [see Fig. 10(c) ]. In the forward power flow mode, I dc is positive. Thus, the average values of i s1 and i s2 are positive. To demonstrate the soft-switching ability, the voltages and currents of both switches in SMs are shown in Fig. 10(d) . In addition, the voltage and current of S 1 are illustrated in Fig. 10(e) . It can be found that for switches in SMs, they realize soft switching for most of the time, and for switches in an active bridge, they achieve soft switching all the time. The modulation method of Stack 1 is shown in Fig. 10(f) by the output voltages of SMs, the same as that shown in Fig. 2(b) .
The experimental waveforms of P * = 1 are shown in Fig. 11 . In this case, the voltage and current of inductor are illustrated in Fig. 11(a) . The maximum value of i L is larger than that of Fig. 10(a) because the transmitted power is larger in this operation mode. However, the circulating power is produced in this case. The current-sharing performance is shown in Fig. 11(b) , in which the average values of i s1 and i s2 are higher than that of Fig. 10(b) due to the larger I dc in this operation mode. The voltages and currents of two stacks are shown in Fig. 11(c) .
In this operation mode, according to the analysis above, D 1 = D 2 = 0.5, so two complementary square-wave voltages are produced on the two stacks. The soft-switching performance is illustrated in Fig. 11(d) and (e), in which some soft-switching instants in Fig. 10(d) and (e) are now hard switching, yielding larger switching losses. The output voltages of SMs are shown in Fig. 11(f) to introduce the modulation method, the same as that shown in Fig. 2(a) .
When it comes to reverse power flow, the experimental waveforms of P * = −2/3 are shown in Fig. 12 . Compared with forward power flow, d is negative in this operation mode, meaning that v 1 has a phase lag compared with v 2 [see Fig. 12(a) ]. The current-sharing performance is illustrated in Fig. 12(b) . For reverse power flow, I dc is negative, so the average values of i s1 and i s2 are negative, contrary to that of Fig. 10(b) . The soft-switching performance and the modulation method of P * = −2/3 are similar to that of P * = 2/3 [see Fig. 12(d) When the maximum reverse power (P * = −1) is transferred in the proposed converter, the experimental waveforms are illustrated in Fig. 13 . For this operation mode, D 1 = D 2 = 0.5 and d = −0.25 [see Fig. 13(a) ]. The current-sharing performance is shown in Fig. 13(b) . The average values of i s1 and i s2 are also negative. The soft-switching performance and the modulation method of P * = −1 are similar to that of P * = 1 [see Fig. 13 
As mentioned in Section IV, the voltage ripple of the SM capacitor is related to the modulation method of stacks. For the modulation methods shown in Fig. 7(a) and (b) , the experimental waveforms of the SM capacitor voltage and its corresponding SM output voltage are shown in Fig. 14(a) and (b), respectively. It can be noticed that the voltage ripple of Fig. 14(b) is 83% of that of Fig. 14(a) , close to the simulation results shown in Fig. 7(c) and (d) .
Inherent-balancing ability is a key feature of the proposed modulation method. The experimental SM capacitor voltages are illustrated in Table VIII . It can be found that the proposed converter realizes inherent balancing under different powers without extra balancing control. Due to voltage ripples of SM capacitors, slight differences exist among these voltages. In contrast, when using the prior 4/2 modulation method, the corresponding SM capacitor voltages are also listed in Table VIII. In the traditional method, the odd-numbered SM capacitors of Stack 1 have higher voltage than their even-numbered counterparts, while the adverse pattern can be found in Stack 2. Thus, in this case, the balancing among SM capacitor voltages cannot be achieved by the prior scheme, and some extra limitations are required during designing.
The experimental efficiency is shown in Table IX . For forward power flow, the efficiency of P * = 2/3 is the highest. When P * = 1, hard switching and circulating power will undermine the overall efficiency, and the low device utilization contributes to the relatively low efficiency when P * = 1/3. Compared with the forward mode, the efficiency of the reverse mode is a little bit higher. In both modes, the ac currents are the same, but I dc is negative in the reverse mode, and it will flow through the antiparalleled diode of the IGBT. The power losses of a diode is normally lower than that of an IGBT under the same power rating, so the efficiency of the reverse mode is higher than that of the forward mode. Compared with the simulation efficiency in Fig. 9 , the efficiency in the experiment is slightly lower. Owing to the safety regulations of the laboratory, the medium voltage V M cannot be high enough to achieve high device utilization, which holds the key to a desirable efficiency.
VII. CONCLUSION
A trapezoidal current modulation of the MDCC has been proposed for the bidirectional high-step-ratio interconnection between MVdc and LVdc systems. With this modulation method, the SM capacitor voltages are inherently balanced without extra feedback control. Two operation modes are involved in this scheme. The three-level operation mode is preferable for small power transmission because of soft switching and zero circulating power. In contrast, the two-level operation mode is capable of transmitting large power. In both modes, the conduction losses can be minimized with the least phase-shift modulation scheme. Besides, the SM capacitor voltage ripple can be reduced by an optimized switching pattern. The analytical study indicates that the modulation method is a tradeoff between the balancing performance and the volume of the SM capacitor. A good tradeoff is achieved in full-scale simulation and downscaled experiment by selecting appropriate parameters. The result shows that the modulation strategy is suitable for the high-step-ratio MDCC.
